

Cover Sheet	1
Block Diagram/Clock Map/Power Map	2-4
Intel LGA775 CPU	5-7
Intel Lakeport - MCH	8-11
Intel ICH7 - PCI & DMI & CPU & IRQ	12
Intel ICH7 - LPC & ATA & USB & GPIO	13
Intel ICH7 - POWER	14
Clock - RTM 876-660	15
LPC I/O - Fintek 71882FG	16
Azalia - ALC888	17
LAN REALTEK RTL8111C/8101E	18
DDR II System Memory	19
DDR II VTT Decoupling	20
PCI EXPRESS X16&X1 Slot	21
PCI Slot 1 & 2	22
JMicron 1394	23
ATA33/66/100 IDE & SATA Connectors	24
VGA Connector	25
USB Connectors	26
ATX Connetcor & Front Panel	27
FWH	28
uPI ACPI	29
VRM 11	30

MS-7507

Version 1.0

CPU:

Intel Prescott (L2=2MB) - 3.4G & Above
 Intel Cendar Mill (65nm) - 3.73G & Above
 Intel Smithfield (90nm Dual core)
 Intel Conroe (65W Dual core)

System Chipset:

Intel Lakeport - MCH (North Bridge)
 Intel ICH7R (South Bridge)

On Board Chipset:

BIOS -- SPI
 HD -- ALC888
 LPC Super I/O -- F71882FG
 LAN-- REALTEK RTL8111C Co-lay RTL8101E
 CLOCK -- RTM876-660

Main Memory:

DDR II *2 (Max 2GB)


Expansion Slots:

PCI2.3 SLOT * 2
 PCI EXPRESS X1 SLOT
 PCI EXPRESS X16 SLOT


ST PWM:

Controller: 3 PHASES

Block Diagram



CLOCK MAP



MICRO-STAR INT'L CO.,LTD


MS-7507

Size Custom	Document Description CLOCK MAP	Rev 0A
Date: Wednesday, October 10, 2007	Sheet 3 of 34	

Processor	
0.8375-1.6000V Core-125A	
1.2V FSB Vtt-5.3A	
VCCPLL	
VCC-IOPLL & VCCA	

945G/P MCH	
1.2V FSB Vtt-0.9A	
1.8V DDR2 I/O-4.4A(S0,S1)	
1.8V DDR2 I/O-25mA(S3)	
0.9V DDR2 VREF-2mA	
0.9V DDR2 SB_VREF-10uA	
DDR2 Resister Comp V-36mA	
DDR2 Resis Comp SB_V-10uA	
1.5V Core-13.8A(Integrated)	
1.5V Core-8.9A(Discrete)	
1.5V PCI Express&DMI-1.5A	
1.5V PCIE&DMI PLL-45mA	
1.5V HOST PLL-45mA	
1.5V VCCA_DPLLA&B-55mA	
1.5V MPLL-66mA	
2.5V DAC-70mA*	
2.5V HV-3mA	
2.5V CMOS-2.0mA	

ICH7	
1.2V VCC_CPU-14mA	
1.05V Core-0.86A	
VCC1_5A*-1.01A	
VCC1_5B*-0.77A	
5VRef-6mA	
5VrefSus-10mA	
+3.3V-0.33A	
RTC-6uA(G3)	
3.3V VccSus*-52mA	
VccSus1_05V-See Note 1	
VccUSBPLL-10mA	
VccDMIPLL-50mA	
VccSATAIPLL-50mA	



Divider

R

R

L

L

L6703 Regulator	
VCCP	
0.8375-1.6000V	

VTT Regulator	
V_FSB_VTT	
1.2V	

uP6103 Regulator	
VCC_DDR	
1.8V	

uP6103 Regulator	
V_1P5_CORE	
1.5V	

uP7707 Regulator	
V_2P5_MCH	
2.5V	

1.05V Regulator	
V_1P05_CORE	
1.05V	

uP7706 Regulator	
3VSB	
3.3V	

uP7501 Regulator	
5VDIMM	
5V	

W83310DS Regula	
VTT_DDR	
0.9V	

DDR2 DIMM conn(4) & term	
0.9V SM Vtt-1.2A(S0)	
1.8V Vdd/vddq-4.7A(S0,S1)	

PCIE X16 slot(1)	
+12V-5.5A	
+3.3Vaux-375mA(wake)	
+3.3Vaux-20mA(no wake)	
+3.3V-3.0A	

PCIE X1 slot(1)	
+12V-0.5A	
+3.3Vaux-375mA(wake)	
+3.3Vaux-20mA(no wake)	
+3.3V-3.0A	

PCI slot slot(4)	
+3.3Vaux-375mA(wake)	
+3.3Vaux-20mA(no wake)	
+3.3V-7.6A	
+5.0V-5.0A	
+12V-0.5A	
-12V-0.1A	

USB	
+5V-4A(S0,S1)	

PS2	
+5V-345mA(S0,S1)	

CLKGEN	
+3.3V-560mA	

LAN	
3VSB-	

SIO	
+3.3V	
3VSB-	

SPI ROM

Audio Codec	
--------------------	--

1394	
-------------	--

+12V	
ATX 2x2	

+12V	+5V	+3.3V	+5VSB
ATX POWER			




MICRO-STAR INT'L CO.,LTD


MS-7507

Size	Document Description	Rev
Custom	LG A775 - Signal	0A
Date: Wednesday, October 10, 2007	Sheet 4 of 34	

CPU SIGNAL BLOCK





PULL HIGHT PULL DOWN




MICRO-STAR INT'L CO.,LTD

MS-7507

Size Custom	Document Description LGA775 - Signal	Rev 0A
Date: Thursday, October 18, 2007		Sheet 5 of 34






MICRO-STAR INT'L CO.,LTD

MS-7507


Size	Document Description
Custom	945GC - Memory Signals

Date: Wednesday, October 17, 2007 Sheet 9 of 34




**MS-7507**

GNT5#	GNT4#	ROUTING
0	1	Flash Cycles Routed to SPI
1	0	Flash Cycles Routed to PCI
1	1	Flash Cycles Routed to LPC




SPI FLASH ROM

ICH 7 PART 1/3



MICRO-STAR INT'L CO.,LTD		
MS-7507		
Size Custom	Document Description Intel ICH7 - PCI & DMI & CPU & IRQ	Rev 0A
Date: Thursday, October 18, 2007	Sheet 12	of 34



ICH 7
PART 3/3

1.5V DMI POWER

1.5V CORE WELL POWER

S0 POWER

S5 POWER

5VREF Sequencing Circuit





MICRO-STAR INT'L CO.,LTD


MS-7507

Size Custom	Document Description Intel ICH7 - POWER	Rev 0A
Date: Wednesday, October 17, 2007	Sheet 14 of 34	




Clock Generator - RTM876-665



STRAPPING RESISTOR



Clock Generator Power Good Block



CPU Frequency Selection

FS_C	FS_B	FS_A	CPU
0	0	1	133M
0	1	0	200M
0	0	0	266M
1	0	0	333M
1	1	0	400M








Only the selection in the table is valid




MICRO-STAR INT'L CO.,LTD


MS-7507

Size	Document Description	Rev
Custom	CLK-RTM 876-660	0A
Date: Thursday, October 18, 2007	Sheet 15 of 34	







MICRO-STAR INT'L CO.,LTD
MS-7507
Size Custom Document Description
SIO-Fintek F17882F & IO-Port
Date: Thursday, October 18, 2007 Sheet 16 of 34



Title		Rev
RTL8101E/8111C		0A
Document Number		
MS-7507		
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, October 18, 2007 Sheet 17 of 34





CHANNEL A V_SM_VTT DECOUPLING CAPS

CHANNEL B V_SM_VTT DECOUPLING CAPS


VTT_DDR




VTT_DDR



VTT_DDR




VTT_DDR



9,18 RAS_A#
9,18 WE_A#
9,18 CAS_A#

9,18 MAA_A[0..13]
9,18 SBS_A[0..2]
9,18 SCS_A#[0..1]
9,18 SCKE_A[0..1]
9,18 ODT_A[0..1]

change RN




9,19 WE_B#
9,19 RAS_B#
9,19 CAS_B#


9,19 MAA_B[0..13]
9,19 SBS_B[0..2]
9,19 SCS_B#[0..1]
9,19 SCKE_B[0..1]
9,19 ODT_B[0..1]

change RN

VCC_DDR



VCC_DDR




MICRO-STAR INT'L CO.,LTD




MS-7507

Size	Document Description	Rev
Custom	DDR II VTT DECOUPLING	0A
Date: Wednesday, October 17, 2007		Sheet 20 of 34

PCIE X16 PORT



PCIE X1 PORT



MICRO-STAR INT'L CO.,LTD

MS-7507


Size	Document Description
Custom	PCI EXPRESSX16&X1

Rev	0A
-----	----

Date: Thursday, October 18, 2007


Sheet 22 of 34

PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD17
MASTER = PREQ#1
PIRQ#B

PCI PULL-UP / DOWN RESISTORS



AD[0..31] <-> AD[0..31] 12
C_BE#[0..3] <-> C_BE#[0..3] 12

12 PREQ#[0..5] <->




MICRO-STAR INT'L CO.,LTD

MS-7507

Size	Document Description	Rev
Custom	PCI Slot 1 & 2	0A
Date: Wednesday, October 17, 2007	Sheet 23 of 34	

Rear 1394 port



1.5A(60 mils)

+12V

D14
S-SS24A-TG

F2
F-SMD1812P150TF/24-RH

CPWR_F 1

2

CPWR_1

C372
X_C1000p50X0402

C373
X_C0.01u16X0402

TPB1-
TPB1+
TPA1-
TPA1+


1
2
3
4
5
6
7
8
9
10

J1394_1


H2X59JM GREEN-RH

X CMC-L12-161D017


For Intel 1394 pinheader




ATA 33/66/100 IDE Connectors



PS2 KEYBOARD & MOUSE CONNECTOR



SERIAL ATA CONNECTOR BLOCK



MICRO-STAR INT'L CO.,LTD

MS-7507


Size	Document Description
Custom	IDE & SATA Connectors

Rev	0A
-----	----


Date: Wednesday, October 17, 2007

Sheet 25 of 34


POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 4,5




POWER CIRCUIT FOR USB PORT 6,7




REAR PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 4,5



REAR PANEL USB CONNECTOR FOR USB PORT 2,3



FRONT PANEL USB CONNECTOR FOR USB PORT 6,7




MICRO-STAR INT'L CO.,LTD


MS-7507

Size	Document Description	Rev
Custom	USB CONNECTORS	0A
Date: Thursday, October 18, 2007	Sheet 26 of 34	


ATX Connector




INTEL/PB Front Panel Connector




MSI Front Panel Connector




LED (for Fintek 71882)




CPU FAN



SYSTEM FAN




PWR FAN



MICRO-STAR INT'L CO.,LTD


MS-7507

Size Custom	Document Description ATX & Front Panel & FAN	Rev 0A
Date: Wednesday, October 17, 2007		Sheet 27 of 34



VTT_SEL = L	V_FSB_VTT=1.1V	For future KENTSFIELD processor (FSB1333, Quad-Core)
VTT_SEL = H	V_FSB_VTT=1.2V	For normal processors.


PLACE NEAR PIN OUT




MS-7507

Size Custom	Document Description ACPI controller UPI	Rev 0A
Date: Thursday, October 18, 2007		Sheet 28 of 34

DDR II 1.8V POWER




DDR VTT Power



1.5V Core

For cost down




MICRO-STAR INT'L CO.,LTD


MS-7507

Size	Document Description
Custom	NB Core Power & DDR Power


Date: Saturday, October 27, 2007		Sheet 29 of 34
----------------------------------	--	----------------

PLACE CLOSE TO VGA CONNECTOR






ICH7 HEATSINK



MCH HEATSINK




BAT1_X1
BAT-BCR2032P-RH




PCB1
CON2_1


Mounting Holes



Simulation



Optics Orientation Holes



- 1.link CIS library
- 2.change lan whole page circuit
- 3.move SPI rom and header connector to SB
- 4.modify SMB on CLKGEN
- 5.change R363 to 4.7K
- 6.add SIO_PWROK to circuit
- 7.SIO 57pin(SST) pull-low use 100K
- 8.add VCC3 sense on SIO
- 9.reserve Q19 for VTIN3
- 10.change com port,KBMS and parallel port ground(GND) to PGND
- 11.delete Mounting Holes pin4 and pin5 connecting
- 12.delete two Mounting Holes
- 13.Change two Mounting Holes ground(GNDF) to AGND
- 14.change SIO and Chassis intrusion power VBAT0 to VBAT
- 15.add beep function for SIO
- 16.Pull-high SIO 77pin to 3VSB
- 17.modify PSOUT# pull-high to 3VSB
- 18.reserve R223 for V_FSB_VTT FB
- 19.Change KB&MS 0ohm series resistor to L
- 20.delete OC# signal on JUSB1&2
- 21.reserve C30 for LAN connector
- 22.Delete DDR2 two DIMMs
- 23.delete PCI SLOT3
- 24.fang sir help to adjust 1394 and USB page
- 25.add PCIE X1 Connector
- 26.change VRM circuit
- 27.modify VCC5_SB to 5VSB in VRM page
- 28.add GND_USB,add coppers connect to GND_VGA and to GND
- 29.change audio whole page circuit
- 30.change AGND to GNDF
- 31.modify 1394 circuit using EMI solution
- 32.modify diode footprint for layout
- 33.change CPU footprint
- 34.add reserved D52,D54 for uPI power solution
- 35.delete CPU three Address traces
- 36.add some reserve pull-low resistors at CLKGEN page
- 37.modify frequence latch circuit
- 38.modify audio 6 of DIP caps to SMT cap
- 39.add GPI9 for throttle function
- 40.modify 1394 circuit
- 41.modify USB power circuit
- 42.modify frequence latch circuit
- 43.remove GPIO24 pull-low/pull-high
- 44.modify VGA circuit follow EMI solution
- 45.delete 2.5V control circuit
- 46.change 1.5V_Core ragulator
- 47.change front audio detect mode
- 48.Change ACPI circuit for cost down

Title			
History			
Size	Document Number		Rev
Custom	MS-7507		0A
Date:	Wednesday, October 10, 2007	Sheet	33 of 34

ICH7									
GPIO	Alt Func	PIN	I/O/NC	POWER	PU	SMI	TOL	DEFAULT	SIGNAL NAME
GPIO0	Unmultiplexed	AB18	I/O	CORE	N	Y	3.3V	GPI	GPIO(pull high)
GPIO1	REQ5#	C8	I/O	CORE	N	Y	5V	GPI	PREQ#5
GPIO2	PIRQE#	G8	I/OD	CORE	N	Y	5V	GPI	GPIO2(pull high)
GPIO3	PIRQF#	F7	I/OD	CORE	N	Y	5V	GPI	GPIO3(pull high)
GPIO4	PIRQG#	F8	I/OD	CORE	N	Y	5V	GPI	GPIO4(pull high)
GPIO5	PIRQH#	G7	I/OD	CORE	N	Y	5V	GPI	GPIO5(pull high)
GPIO6	Unmultiplexed	AC21	I/O	CORE	N	Y	3.3V	GPI	ATADET0
GPIO7	Unmultiplexed	AC18	I/O	CORE	N	Y	3.3V	GPI	STRAPPED HI
GPIO8	Unmultiplexed	E21	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO9	Unmultiplexed	E20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO10	Unmultiplexed	A20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO11	SMBALERT#	B23	I/O	Resume	N	Y	3.3V	Native	STRAPPED HI
GPIO12	Unmultiplexed	F19	I/O	Resume	N	Y	3.3V	GPI	SIO_PME#
GPIO13	Unmultiplexed	E19	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO14	Unmultiplexed	R4	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO15	Unmultiplexed	E22	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO16	Unmultiplexed	AC22	I/O	CORE	N	N	3.3V	GPO	NC
GPIO17	GNT5#	D8	I/O	CORE	N	N	3.3V	GPO	STRAPPED L
GPIO18	Unmultiplexed	AC20	I/O	CORE	N	N	3.3V	GPO	NC
GPIO19	SATA_1GP	AH18	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO20	Unmultiplexed	AF21	I/O	CORE	N	N	3.3V	GPO	NC
GPIO21	SATA_0GP	AF19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO22	REQ4#	A13	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO23	LDRQ_1#	AA5	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO24	Unmultiplexed	R3	I/O	Resume	N	N	3.3V	GPO	NC
GPIO25	Unmultiplexed	D20	I/O	Resume	Y	N	3.3V	GPO	GPIO25(high 7507,low 7398)
GPIO26	Unmultiplexed	A21	I/O	Resume	N	N	3.3V	GPO	USB_EN
GPIO27	Unmultiplexed	B21	I/O	Resume	N	N	3.3V	GPO	NC
GPIO28	Unmultiplexed	E23	I/O	Resume	N	N	3.3V	GPO	NC
GPIO29	OC5#	C3	I/O	Resume	N	N	3.3V	GPI	USB_OCP#2
GPIO30	OC6#	A2	I/O	Resume	N	N	3.3V	GPI	USB_OCP#3
GPIO31	OC7#	B3	I/O	Resume	N	N	3.3V	GPI	USB_OCP#3
GPIO32	Unmultiplexed	AG18	I/O	CORE	N	N	3.3V	GPO	BIOS_WP#(fill with 1)
GPIO33	Unmultiplexed	AC19	I/O	CORE	N	N	3.3V	GPO	NC
GPIO34	Unmultiplexed	U2	I/O	CORE	N	N	3.3V	GPO	NC
GPIO35	SATACLKREQ#	AD21	I/O	CORE	N	N	3.3V	GPO	NC
GPIO36	SATA2GP	AH19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO37	SATA3GP	AE19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO38	Unmultiplexed	AD20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO39	Unmultiplexed	AE20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO48	GNT4#	A14	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO49	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	V_CPU_IO	Native	H_PWRGD
Following are the GPIOs that need to be terminated properly if not used: GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused. GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.									

SIO Fintek71882FG(CONTINUE)					
GPIO	Alt Func	PIN	Usage	Input/Output	NOTES
GPIO0	VIDOUT0	49	MCH_BSEL0	O12	
GPIO1	VIDOUT1	50	MCH_BSEL1	O12	
GPIO2	VIDOUT2	51	MCH_BSEL2	O12	
GPIO3	VIDOUT3	52	NC	O12	
GPIO4	VIDOUT4	53	NC	O12	
GPIO5	VIDOUT5/SIC	54	NC	I/OD12t	
GPIO6	SLOT0CC#	55	GPO	I/OD12t	
GPIO7	Turbo1#/WDTRST#	56	WDTRST#	OD12-5v	
GPIO15	LED_VSB/ALERT#	64	LED_VSB	OD12	
GPIO16	LED_VCC/Turbo2#	65	LED_VCC	OD12	
GPIO20	PCIRST1#	74	PCIRST1#	OD12	
GPIO21	PCIRST2#	75	PCIRST2#	O12	
GPIO22	PCIRST3#	76	PCIRST3#	O12	
GPIO23	RSTCON#	77	RSTCON#	OD12	
GPIO24	ATXPG_IN	78	ATXPG_IN	AIN	
GPIO32	PWROK	84	PWROK	OD12	
GPIO26	PWSIN#	80	PWSIN#	INts5v	
GPIO27	PWSOUT#	80	PWSOUT#	OD12	
GPIO30	S3#	82	S3#	INts5v	
GPIO31	PSON#	83	PSON#	OD12-5v	
GPIO33	RSMRST#	85	RSMRST#	OD12	
GPIO40	FANIN3	25	FANIN3	INts5v	
GPIO41	FAN_CTL3	26	FAN_CTL3(NC)	OD12-5v	
GPIO25	PME#	79	PME#	OD12-5v	
GPIO10	SPI_SLK/FANIN4	59	GPIO10(NC)	I/OD12t	
GPIO11	SPI_CS0#/FANCTL4	60	GPIO11(NC)	I/OD12t	
GPIO12	SPI_MISO/FANCTL1_1	61	GPIO12(NC)	I/OD12t	
GPIO13	SPI_MOSI/BEEP	62	BEEP(NC)	OD24	
GPIO14	FWH_DIS/WDTRST#/SPI_CS1#	63	GPIO14	I/OD12t	
GPIO42	IRTX	27	IRTX	O12	
GPIO43	IRRX	28	IRRX	INts	
GPIO17		66	NC	I/OD12t	

PCI Config.

DEVICE	MCP1	INT	PIN	REQ#/GNT#	IDSEL	CLOCK
PCI1	PIRQ#A				AD16	PCI_CLK0
	PIRQ#B					
	PIRQ#C					
PCI2	PIRQ#D				AD17	PCI_CLK1
	PIRQ#B					
	PIRQ#C					
	PIRQ#D					
	PIRQ#A					

JCI1	Chassis Intrusion
Open	Normal
(1-2)	Chassis Open

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM A	A0H	P_DDR0_A/N_DDR0_A
		P_DDR1_A/N_DDR1_A
		P_DDR2_A/N_DDR2_A
DIMM B	A4H	P_DDR0_B/N_DDR0_B
		P_DDR1_B/N_DDR1_B
		P_DDR2_B/N_DDR2_B

JUMPER SETTING

JBAT1	(1-2)NORMAL	(2-3)CLEAR
-------	-------------	------------

Title		
BIOS Request Form		
Size	Document Number	Rev
C	MS-7507	0A
Date:	Wednesday, October 10, 2007	Sheet 34 of 34